Seminar Series 2019 - Javier RodríguezSingle-Core Thermal-Aware Scheduling
CISTER, Porto, Portugal
Technology advances in microprocessor design have resulted in high device density and performance during the last decades. More components are fabricated on the chip die and millions, if not billions, of instructions can now be executed within microseconds. A consequence of this advancement is heat dissipation by the microprocessors. In this context, elevated on-chip temperature issues have become an important subject for the design of future generations of microprocessors, especially in avionics and automotive industries.
In this talk, we address the scheduling problem of non-preemptive periodic tasks on a single processor platform under thermal-aware design. We assume that the tasks are scheduled by following any Fixed-Task-Priority (FTP) scheduler (e.g., Rate Monotonic (RM) or Deadline Monotonic (DM)) and we propose a unique framework wherein we capture both the temporal and thermal behavior of the system. Then, we present two new thermal-aware scheduling strategies, referred to as NP-HBC and NP-CBH, to keep the system temperature within specified parameters and we derive their respective schedulability analysis. Finally, we evaluate the performance of the proposed theoretical results through intensive simulations.
Javier Pérez Rodríguez earned a degree in Automation Engineering at the Technological University of Havana "José Antonio Echeverría" in 2017. As a junior researcher and member of the research groups in Digital Electronics (CIME) and Embedded Digital Systems (CITI) in Cuba, he is recognized as a brilliant TA of the Technological University of Havana and co-author of the paper entitled "Algorithms for the segmentation and identification of Cuban license plates on RaspBerry Pi".
CISTER's main roles: